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Abstract—This paper presents an envelope amplifier solution 
for envelope elimination and restoration (EER), that consists of 
a series combination of a switch-mode power supply (SMPS), 
based on three-level voltage cells and a linear regulator. This cell 
topology offers several advantages over a previously presented en-
velope amplifier based on a different multilevel topology (two-level 
voltage cells). The topology of the multilevel converter affects to 
the whole design of the envelope amplifier and a comparison 
between both design alternatives regarding the size, complexity 
and the efficiency of the solution is done. Both envelope amplifier 
solutions have a bandwidth of 2 MHz with an instantaneous 
maximum power of 50 W. It is also analyzed the linearity of the 
three-level cell solution, with critical importance in the EER tech-
nique implementation. Additionally, considerations to optimize 
the design of the envelope amplifier and experimental comparison 
between both cell topologies are included. 
Index Terms—Envelope amplifier, envelope elimination and 
restoration (EER), Kahn's technique, multilevel converter, RF 
power amplifiers, switching capacitors. 
I. INTRODUCTION 
N OWADAYS, the demand for broadband and wireless ser-vices is growing on a daily basis. One of the direct conse-
quences of this development is certainly the growth of the net-
works that have to provide these services and one of the prob-
lems is their energy consumption. Some estimation showed that 
1% of the planet's global energy consumption in 2007 was used 
by telecommunication industry [2]. In [3] it is explained that the 
efficiency of the first generation of 3G radio base stations is just 
a few percent and in [4] that the final power amplifier (PA) stage, 
which consumes most of the power, has a very low efficiency 
for the transmitted signals. 
Poor system efficiency means that significant power is wasted 
and it requires higher cooling, bigger volume, an increased cost 
of devices and, in the case that they were battery operated, much 
shorter autonomy. Having in mind that for the battery operated 
devices their autonomy is crucial, the problem of a low efficient 
radio frequency power amplifier (RFPA) gains in importance. 
The source of the problem is in the necessity of higher band-
widths and spectral efficiency, due to a communication demand 
pattern based successively on voice, data and video, having the 
last one a higher data rate. To cover it, communication schemes 
have evolved fast. Recent years, communication schemes like 
code division multiple access (CDMA) (2G), enhanced data 
rates for GSM evolution (EDGE) (2G-3G) and wireless code di-
vision multiple access (WCDMA) (3G) have been used. Nowa-
days, due to the increase of the video transmissions and to pre-
vent saturation, new broadband standards as worldwide interop-
erability for microwave access (WiMAX), long term evolution 
(LTE) and advanced LTE are gaining importance. 
To achieve the instantaneous envelope and phase modulation 
(due to the high spectral efficiency needed), a high linearity is re-
quired. This can be achieved with a linear PA, but with a low ef-
ficiency (limited to less than 25% for signals with high envelope 
variations [5] and a fixed supply voltage) due to the high peak to 
average power ratio (PAPR) signals and to the implementation 
of the back-off technique. As a result, several techniques have 
been proposed to increase the efficiency of the radio frequency 
(RF) amplifier. One alternative is to generate a variable supply 
voltage for the linear RF power amplifier as in [6] were efficien-
cies from 42% to 48% can be obtained for an output power in 
the range of one watt using envelope tracking (ET) technique. In 
[7], envelope tracking technique is also used with an efficiency 
of 44% at 25 W, but with a carrier bandwidth limited to 50 kHz. 
The efficiency can be increased also using a Doherty ampli-
fier, as in [8], reaching near 50% of efficiency for a power of 50 
W and in [9] and [10], where efficiencies of 40.3% and 49.3% 
have been obtained for an output power of 15.8 W. 
Another option is to use a switched PA, with high efficiency, 
and implement a linearization technique. There are several ways 
to implement the linearization of a PA, but this work is focused 
on the Kahn's Technique or Envelope Elimination and Restora-
tion Technique (EER) [11]. 
The technique called Kahn's Technique or Envelope Elimi-
nation and Restoration (EER) Technique is used in order to en-
hance the efficiency and linearity of the RFPA. The idea of this 
technique is based on the principle that any narrowband signal 
can be represented as a simultaneous envelope and phase mod-
ulation. In the block diagram presented in Fig. 1 two main parts 
can be distinguished: the first part serves for the implementation 
phase 
reference N o n linear RF PA 
O 
> 
Input 
detector Envelope 
Amplifier 
Fig. 1. Block diagram of Kahn's technique. 
of the envelope modulation, done through the envelope ampli-
fier, while the second one is used for phase modulation. The 
envelope amplifier varies its output voltage dynamically, being 
the load a non-linear PA. In this way, the RFPA works as a time 
domain multiplier, where the envelope modulation is injected to 
the non-linear PA. 
The efficiency of EER technique lies in the high efficiency 
of the non-linear PAs (theoretically 100% for classes E, D, F) 
and of their power supply [12]. Non-linear PAs are based on the 
idea of employing a transistor as a switching device, in a way 
that the power losses on the transistor are very low, comparing 
them with the case when it works as a current source in linear 
classes. 
Regarding the envelope amplifier, the aim of this work and 
one of the key elements of the Kahn-technique transmitter, there 
are several properties that must be satisfied, such as: 
• High linearity 
• High efficiency 
• Very fast dynamic response 
• Minimum interference with the spectrum of the trans-
mitter's output signal 
In the state of the art, several solutions for the envelope am-
plifier can be found, such as a simple buck converter (class S 
modulator) in [13], [14], a multiphase buck converter in [15], a 
three level converter in [16] or a linear assisted switching ampli-
fier [17], [18]. These solutions do not exceed the bandwidth of 
few hundred kHz for power levels above tens of watts [19], not 
enough for the requirements of the present application (band-
width in the order of MHz and power about tens of watts). In 
[20] a buck converter that operates at 130 MHz and has the 
bandwidth of 15 MHz was integrated on a chip, but the peak 
power is just 2.2 W while the average power is around 1 W, not 
sufficient as well for the desired output power. 
Since a high efficiency is required by the application, the 
use of a switched dc-dc converter is mandatory. However, its 
switching frequency must be at least five times higher than the 
requested bandwidth (for the bandwidth of 2 MHz it would be 
necessary to apply a switching frequency of, at least, 10 MHz) 
[21]. As a result of the increase in the switching frequency, the 
efficiency of the converter decreases and, as a consequence, the 
efficiency of the system decreases as well. Conventional so-
lutions for tracking power supplies based only on a switched 
DC/DC converter [22] neither are a suitable design option for 
this application because to achieve a high bandwidth (in the 
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Fig. 2. Main waveforms of the envelope amplifier. 
range of MHzs) it is not energy efficient to use a DC/DC con-
verter, due to the high switching frequency that has to be used 
to obtain a high bandwidth. 
The solution proposed in this work is based on [23] but using 
a different topology for the multilevel converter. It consists of 
a SMPS in series with a linear regulator stage and works in 
open loop being its maximum switching frequency equal to the 
maximum frequency of the transmitted envelope (not five times 
higher). 
The implemented envelope amplifier has a bandwidth of 2 
MHz for large signal, limited by the speed of the MOSFETs, and 
up to 5 MHz for small signal, limited by the linear regulator. 
Theoretical results in this work are presented for a sinusoidal 
waveform and for a CDMA signal. To carry out the experi-
mental validation of the system, a sinusoidal waveform of 2 
MHz and with a maximum output power of 50 W has been used. 
II. TOPOLOGY OF THE ENVELOPE AMPLIFIER 
In this section the main characteristics of the topology of the 
envelope amplifier are presented. Special attention is given, at 
the end of this section, to the operation of the three-level cell, 
the proposed alternative topology for the multilevel converter. 
The envelope amplifier consists of a multilevel converter 
and a linear regulator in series. The multilevel converter has to 
supply the linear regulator and it has to provide discrete voltage 
levels that are as close as possible to the output voltage of the 
envelope amplifier to increase the efficiency of the converter, 
while the linear regulator provides a high bandwidth. Main 
waveforms of the multilevel and linear regulator output voltage 
are shown in Fig. 2 and in Fig. 3 the block diagram of the 
solution can be seen. 
By modulating the power supply of the linear regulator its 
efficiency is increased. The dc-dc switching converter operates 
in open loop and the tight regulation of the output voltage is 
done by the linear regulator. The main role of the switching 
converter is to provide the supply voltage to the linear regulator 
(VA) , which, on the other hand, has to manage all the regulation 
of the output voltage. 
Additionally to the two-stage configuration shown in Fig. 3, 
the DC-DC converter contains, as explained later in this sec-
tion, stacked cells or multiplexed voltage inputs. Both design 
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options need its own voltage sources. Therefore, an additional 
stage is necessary for the envelope amplifier. The final configu-
ration (Fig. 4) is as follows. 
• A first stage that supplies the multilevel converter that can 
be implemented with several single input—single output 
converters or with one single input—multiple output con-
verter (e.g., multi-output flyback converter) 
• The second stage is the multilevel converter that supplies 
the linear regulator. Two possibilities for its implementa-
tion are considered 
• The third stage is the linear regulator, whose role is to reg-
ulate the desired envelope voltage 
Main advantages of this three-stage series architecture for the 
envelope amplifier are: 
• high bandwidth; 
• high linearity; 
• significantly higher efficiency compared to a linear regu-
lator supplied by a constant voltage; 
• negligible voltage ripple compared to a dc-dc converter 
solution obtained with a very low switching frequency. 
There are several possibilities to implement the multilevel 
converter for this application: 
• voltage cells stacked in series [23]; 
• multiplexed independent voltage sources [24]. 
Both solutions, the one shown in this paper and the solution 
presented in [23] are based on the architecture with voltage 
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converter. 
cells stacked in series. The block diagram of the architecture 
with stacked cells, that consists of three-stages, can be seen 
in Fig. 4. 
Additionally to the three main stages of the envelope amplifier, 
a triggering logic and a delay filter have to be included in 
the system, as seen in Fig. 4, to avoid a delay between the 
multilevel output voltage and the output voltage of the envelope 
amplifier. 
The output voltage of the multilevel converter, Fig. 4, can be 
calculated as a combination of the output voltage of the cells: 
N 
^multilevel 5>^ ( i ) 
where N is the total number of cells, Vci is the output voltage 
of the multilevel cells and a¡ can take the following values: 
• " + 1 " : The input voltage of the cell is connected directly to 
the load; 
• "0": The input voltage of the cell is not connected to the 
load, and 0 V are applied; 
• " — 1 " : The input voltage of the cell is connected inversely 
to the load. 
Equation (1) applies for both design possibilities, two and 
three-level cells, but there are differences in the possible values 
of a¡. In the case of two-level cell topology it is possible only 
to add voltages (only values " + 1 " and "0" of a¡), while in the 
case of three-level cell topology it is possible to subtract as well 
(a¡ can be " + 1 " , "0" and "—1"). The negative voltage state of 
the three-level cell allows more voltage levels with the same 
number of cells, but also more power switches are needed, so in 
order to verify the potential advantages and the possible disad-
vantages of the three-level cell topology, a comparison with the 
two-level cell design has been carried out. 
In the state of art, multilevel inverters that use a configuration 
with the three-level cell topology can be found. For this appli-
cation, the multilevel converter with stacked three-level cells is 
the middle stage of an envelope amplifier that processes signals 
with always positive values. 
For a better understanding of the operation of the three-level 
cell, Table I shows the cell's output voltage depending on the 
state of the cell's switches. It can be noticed that MOSFETs Qi 
and Q2 (Fig. 5(right)) are complementary switches, as well as 
Q3 and Q4. Additionally, Q4 and Q2 are low-side MOSFETs, 
because their source is connected to the "ground" of the cells, 
while Qi and Q3 are high-side MOSFETs. 
TABLE I 
OUTPUT VOLTAGE OF A THREE-LEVEL CELL DEPENDING ON THE STATE OF 
THE CELL'S POWER SWITCHES 
QJ 
ON 
OFF 
OFF 
ON 
Q2 
OFF 
ON 
ON 
OFF 
Qs 
OFF 
ON 
OFF 
ON 
Q4 
ON 
OFF 
ON 
OFF 
vou, 
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III. DESIGN CONSIDERATIONS FOR THE OPTIMIZATION OF THE 
NUMBER AND MAGNITUDE OF THE VOLTAGE LEVELS OF THE 
ENVELOPE AMPLIFIER 
In this section, the number and magnitude of the voltage 
levels to optimize the design of the envelope amplifier is 
analyzed. The obtained optimized design will be used for the 
comparison (theoretical and experimental) between both types 
of cell topology of the multilevel converter. 
The architecture of the multilevel converter improves the ef-
ficiency of the linear regulator stage compared to a constant 
voltage supply. However, two additional stages are needed to 
generate the variable high-bandwidth supply voltage with the 
drawbacks of a reduction in the efficiency and a complexity in-
crease. 
The number of voltage levels of the envelope amplifier, to 
improve the efficiency, the quality of the transmitted signal and 
the size of the converter, has to be established regarding the 
following design rules. 
• Efficiency of the third stage: This is the most important 
factor, as the main advantage of the architecture is to re-
duce the losses in this stage 
• Overall efficiency of the converter: more voltage levels 
implies better efficiency on the third stage but more power 
losses on the first and the second stage as a result of more 
cells and voltage input sources 
• Simplicity: Complexity and size increase with the number 
of voltage levels 
• Parasitic Components: As the number of levels rise, para-
sitic components of the layout, critical at high frequencies, 
become more important 
To obtain an accurate model relating all this factors, some 
of them even difficult to quantify, is very complex. Hence, the 
determination of the optimum number of levels is complicated. 
However, it is feasible to calculate the improvement in the effi-
ciency of the third stage. The first increments in the number of 
levels have a strong impact in the efficiency. For example, re-
garding the specifications of this work, described in Section IV, 
there is an improvement of 13% for a sinusoidal waveform and 
of 30% for a CDMA signal in the efficiency of the third stage 
as a consequence of increasing from one to three the number of 
voltage levels. This improvement becomes smaller for higher 
number of levels. For example, a transition from three to five 
voltage levels would imply improvements of 4% for a sinu-
soidal waveform and of 6% for a CDMA signal in the efficiency 
of the third stage. The procedure to obtain the theoretical effi-
ciency improvements can be found in [25]. On the other hand, 
a high number of levels penalize the efficiency and simplicity 
of the first and second stages because more voltage sources and 
cells have to be added, increasing the losses for the same output 
power and also the size and complexity of the converter. 
Hence, depending on the specifications (input voltage, char-
acteristics of the transmitted signal, output power) the optimum 
number of levels must be determined regarding the complexity 
of the whole system and the efficiency improvement provided 
in the third stage by the considered number of levels. 
Considering the specifications and a trade-off between the ef-
ficiency and the complexity, a system with three voltage levels 
has been designed. In [23] the optimization process for the cal-
culation of the number and value of the voltage levels is ex-
plained in detail. The optimization to obtain the output voltages 
of the multilevel converter has been applied in the design of the 
envelope amplifier for each type of cell topology. The results 
of the optimization are the voltage levels of VMAXJ 3/4 VMAX 
and 1/2 VMAX, the same for both types of cell configuration 
for these specifications. The generation of the voltage levels de-
pends on the type of voltage cell of the multilevel converter, as 
it is explained later. 
IV OPTIMIZED ENVELOPE AMPLIFIER DESIGN 
Previous to the optimization of the envelope amplifier, the 
operation of each type of cell and the influence in the design of 
the system is analyzed. During this analysis it is assumed that 
the load is purely resistive, as it is the behavior of the non-linear 
power amplifier that it is supplied by the envelope amplifier in-
side the bandwidth of interest [26]. It is also analyzed at the 
end of the section the mean switching frequency of the multi-
level converter for a real RF communication signal, which al-
lows an estimation of the commutation losses of the multilevel 
converter. As explained at the end of the previous section, a 
configuration of three voltage levels has been selected for the 
comparison of both envelope amplifiers with the two types of 
voltage cells. 
It can be seen that in the multilevel converter based on stacked 
voltage cells, there is always one cell that never changes its 
output voltage. This is because the linear regulator needs to have 
a minimum supply voltage in order to reproduce voltage levels 
higher than zero. In the case of the prototype with two-level 
cells, there is a voltage level equal to 0.5 VMAX for a config-
uration of three voltage levels (as seen in previous section as a 
result of the optimization process for three voltage levels and 
these specifications), where VMAX is the maximum voltage of 
the desired envelope. Later on, depending on the value of the en-
velope reference, the outputs of the voltage cells can be added 
to that constant voltage level. For the three-level topology de-
sign, the minimum voltage (0.5 VMAX as well) is achieved by 
subtracting from the voltage source that is always connected to 
the load (3/4 VMAX) the voltage sources of all the cells (one cell 
for the configuration with three voltage levels). At this point it 
is important to notice that the input source that never changes 
its output voltage does not need to be connected to a cell as it 
can be seen in Figs. 6 and 7. This implies the possibility to avoid 
isolation in that input voltage which leads to several advantages 
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in size, losses and weight compared to the implementation pre-
sented in [23] (and it is applicable to both types of cell configu-
ration). In the next section, it is also presented an optimization 
in the design of the first stage based in the energy handled by 
each voltage input. This optimization can be used both to op-
timize the design of the first stage and to compare the design 
alternatives for the multilevel converter. 
Firstly, for a better understanding, let us consider a multilevel 
converter designed with two-level cells, as it is shown in Fig. 6, 
where it is also included a table with the different values that 
can take the output voltage of the multilevel converter for the 
designed number of voltage levels. 
It can be seen that the cells are supplied by three independent 
voltage sources, Vini, V¡n2 and Vin3 and that the output voltage 
is, in this example, equal to Vini + Vin2. Therefore, when the 
high side MOSFET of the cell is turned on, the cell provides 
energy to the load, and when it is turned off, the cell's output is 
simply short-circuited. 
The situation is a little bit different in the case of the three-
level cells. In Fig. 7 a multilevel converter that employs one 
three-level cell is presented. 
In this example two independent voltage sources, V¡ni and 
Vin2, supply the employed voltage cells. In this configuration 
the voltage of the cell is equal to — V¡n2. Therefore, the output 
of the multilevel converter is equal to V;ni — Vin2. It can be 
seen that the cell is connected inversely to the load. Depending 
on the probability density function of the amplitude, the mean 
power of each voltage source (at the low dynamic of the first 
stage) can be positive or negative. In the latter case, there will 
be reactive (or recirculation of) power that will be processed two 
times. Therefore, it is important to notice that depending on the 
state of the MOSFETs in the three-level cell, the cell's voltage 
source has to sink or to source the load current. 
Consequently, the voltage source that supplies a three-level 
cell has to be bidirectional, which implies that topologies that 
are used to implement these voltage supplies must include syn-
chronous rectification in order to sink and source the load cur-
rent. This can be an advantage regarding the efficiency but it can 
be implemented also for the voltage sources of the two-level cell 
configuration so it has not been included in the comparison be-
tween both design alternatives. 
As explained in the previous section, an envelope amplifier 
based on three-level cells has been implemented, with the same 
specifications of the envelope amplifier based in two-level cells. 
As a compromise between efficiency and complexity, it has 
been designed a system with three voltage levels as explained 
in Section II. 
The specifications for the envelope amplifier are as follows: 
• Input voltage of 24 V 
• Variable output voltage from 0 V to 23 V 
• The maximum instantaneous power is 50 W 
• The maximum frequency of the reference signal is 2 MHz 
For these specifications and based on the envelope amplifier 
with stacked cells, the optimization of the first stage (for both 
types of cells) based on the power share is presented, empha-
sizing on the differences between both design alternatives. 
Analyzing the first stage of the architecture that utilizes the 
multilevel converter based on two-level and three-level cells, a 
huge difference can be easily noticed. As it is explained earlier, 
the first stage that supplies the three-level cells has to be bidi-
rectional, although the load is purely resistive, and has one less 
output. This difference in the first stage in the case of two-level 
voltage cells is fundamental, because the flyback converter that 
is used to supply the two-level cell multilevel [23] converter 
cannot be used in this case. Therefore, it has been redesigned 
and, in order to guarantee the bidirectional flow of energy, a 
synchronous rectifier (SR) is considered. In the experimental 
prototype, a flyback with SR has been implemented. 
Now, in order to optimize the design of the first stage, let 
us analyze the total energy supplied by each voltage level of 
the multilevel converter. First, let us assume that the signal that 
is amplified by the power amplifier has a density probability 
distribution of the signal's envelope like in Fig. 8. 
Generally, for the signals with high PAPR, this distribution 
is a Rayleigh's distribution, but here it is approximated with a 
point-to-point linear function in order to simplify the calcula-
tions and it has not a strong influence in main conclusions. The 
data for the density distribution is taken from [27] for a CDMA 
signal. 
The average power that should be supplied by the multilevel 
converter can be calculated as: 
avg-output RJo 
Vmvi\fúeve\{v)p{v)vdv 
V2 
= 0 . 3 0 9 7 ^ ^ 
R 
(2) 
3 , J 
£ 
c 2 '5 
> 2 
IQ 1.5 
1 1 2 * 
0,5 
0 
0,1 0,2 0,3 0,4 0,5 0,6 0,7 0,8 
Normalized envelope value 
0,9 
1 
24 V Q 
T 1 
1st output 
bidirectional 
dc-dc 
converter 
with isolation 
2nd output 
+ 
t 
6 V 
three-level 
voltage cell 
+ 
A 
+ 
Vmul 
t 
18V 1 
1 
Fig. 8. Approximated Rayleigh's distribution for the envelope of amulticarrier Fig. 9. Schematic block diagram of a multilevel converter implemented with 
signal. a three-level voltage cell. 
TABLE II 
POWER SHARE HANDLED BY EACH VOLTAGE SOURCE WHEN THE RF 
ENVELOPE HAS A DISTRIBUTION LIKE IN FIG. 8 AND FOR A TWO-LEVEL CELL 
DESIGN 
Cell 
12 Vcell 
First 6 Vcell 
Second 6 Vcell 
Power share 
77.3% 
20.8% 
1.9% 
In (2), Vmax is the maximum level of the desired envelope, 
R is the equivalent load of the input impedance of the supplied 
non-linear power amplifier, p(v) is the probability density func-
tion, ^multilevel is the voltage at the output of the multilevel con-
verter and v is the output voltage of the converter. 
Let us consider two multilevel converters, one with two-level 
cells and the other with three-level cells. As said before and due 
to the optimization process there are two cells, for the design 
with two-level cells, each one supplied by a 6 V voltage source 
and there is a constant voltage level of 12 V that is always ac-
tive. The three voltage outputs are generated by a single flyback 
converter from a source of 24 V. The average power supplied 
by each output of the flyback converter can be calculated given 
the amplitude probability density distribution (Fig. 8) 
V„ 
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It can be appreciated that (3) + (4) + (5) = (2). All the terms 
of the equation are positives so the mean power supplied by each 
input source is positive. 
Table II shows the power share of each voltage source that 
is used. As it can be seen, around 77% of the average power is 
supplied from the 12 V output. 
To obtain the optimized voltage levels with three-level cells 
(the same voltage levels for this application), it is necessary to 
use an output of 18 V for the constant voltage level, and one 6 
TABLE III 
POWER SHARE HANDLED BY EACH VOLTAGE SOURCE IN THE CASE WHEN THE 
RF ENVELOPE HAS A DISTRIBUTION LIKE IN FIG. 8 AND FOR A THREE-LEVEL 
CELL DESIGN 
Cell 
18 Vcell 
6 Vcell 
Power share 1 
87.9% 
12.1% 
V output in order to reproduce 12 V and 24 V by subtraction or 
addition respectively. Fig. 9 shows the simplified block diagram 
of this solution. 
The average power supplied by each output of the bidi-
rectional single input multiple output converter would be 
(Table III) 
3VT 
avg_18 V 
avg_6 V 
AR 
/ • v m a x 
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= 0 . 3 5 9 3 ^ ^ 
R (6) 
V„ 
4R 
V„ 
r vp(v)dv 75 V m a x 
0.5 VE 
4R I vp(v)dv = -0.0496 v¿ R 
(V) 
It can be seen that the power supplied by the first output con-
sists of two parts. The first integral of the (7) represents the 
power that the three-level cell provides to the load, and the 
second integral is the power absorbed by the cell. 
It is obvious that all the power comes from the output that 
is used as a constant voltage (6), and that the three-level cell is 
actually used only to provide voltage levels that guarantee that 
there will not be distortion of the output signal, handling a low 
amount of average energy. 
In this case, it is also complied that (6) + (7) = (2) but in 
this case (7) is negative so (6) is higher than (2) and the input 
source of 6 V sinks current. 
The input source that is always connected to the load, as ex-
plained before, does not need isolation, as seen in Figs. 6 and 7. 
The other input voltage sources will provide isolated outputs in 
order to supply the three-level voltage cells. 
Having in mind that there are topologies with better efficiency 
than a flyback converter, and that the needed constant voltage 
level provides the major part of the output power, the first stage 
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Fig. 10. Schematic block diagram of the multilevel converter implemented by 
combining a three-level voltage cell with a buck converter. 
can be divided into two sub-stages, as in Fig. 10. A simple high-
efficiency buck converter can be used to produce the constant 
voltage level and a bidirectional flyback converter to supply the 
three-level cell like it is shown in Fig. 10, both connected to a 
single 24 V supply. This optimization, presented in this paper, 
can be done for the multilevel converter with both types of cell 
topology, but in the case of two-level cell topology and three 
voltage levels, an additional output for the flyback converter is 
necessary. 
A solution like this could improve the overall efficiency, 
because the new flyback converter could be designed with an 
smaller transformer, the power losses connected to it could be 
decreased and the major part of the produced energy would 
be managed better through a buck converter with a higher 
efficiency than the flyback converter. 
In this paper, the theoretical calculations are done for a sinu-
soidal signal and for a CDMA signal. For the sinusoidal signal, 
the multilevel converter has a switching frequency equal to the 
frequency of the transmitted signal. In a real RF communication 
signal the situation is different, so it is important to know the av-
erage switching frequency to estimate the commutation losses. 
In Fig. 11 it is shown that the average switching frequency of 
the cells of the multilevel converter is significantly lower than 
the converter bandwidth (2 MHz). Therefore, the bandwidth of 
the proposed solution, in fact, is limited by the bandwidth of the 
linear regulator. The dotted blue line represents the calculated 
average switching and the solid red lines represent the simulated 
averaged switching frequencies for different voltage levels. The 
signals used to obtain the results shown in Fig. 11 are 64-QAM 
(quadrature amplitude modulation) signals. 
V. COMPARISON OF TWO-LEVEL AND THREE-LEVEL CELLS 
In this section, the comparison of two-level cells and 
three-level cells is presented in terms of number of compo-
nents, power losses, size, complexity and efficiency: 
A. Number of Components 
An important point of comparison between these two im-
plementations of the multilevel converter is in the number of 
the voltage sources that are necessary to obtain a multilevel 
converter with N levels. If only two-level cells are used, N 
Voltage level [V] 
Fig. 11. Average switching frequency of the power switches of the multilevel 
cells as a function of the voltage level (calculated vs simulated). 
voltage sources are necessary to reproduce N voltage levels, and 
2 * (N - 1) MOSFETs are used in total (two MOSFETs in each 
cell and the first voltage source connected directly to the load). 
On the other hand, when only three-level cells are used, approx-
imately N/2 voltage sources are needed [1], and 2 * (N — 1) 
MOSFETs are employed in total (four MOSFETS in each cell). 
Regarding this point of comparison, a design with three-level 
cells has the same number of MOSFETs in the second stage and 
less input voltage sources for the multilevel converter that could 
lead to a less complicated first stage. 
B. Power Losses Analysis 
As it is explained in the previous paragraph, both solutions 
need the same amount of MOSFETs in order to reproduce N 
voltage levels, and always one-half of the employed MOSFETs 
conduct. Therefore, the conduction power losses are the same, 
and approximately can be estimated as 
•^conduction — " -"ON-iRMS (8) 
where N is the number of voltage levels produced by the mul-
tilevel converter, -RON is the resistance of the employed MOS-
FETs and -ZRMS is the effective current of the load. It is important 
to notice that the conduction losses increase with the number of 
implemented voltage levels, because there are more devices in 
series. 
For both solutions, the maximum voltage that the MOSFETs 
inside the cell have to withstand is equal to the supply voltage 
of the cell and whenever there is a change of voltage level, the 
same number of MOSFETs is turned on/off in both types of 
cells. If the voltage levels are the same in both cases, and we 
use the same MOSFET drivers, the power losses due to parasitic 
capacitors in MOSFET's gate and between its drain and source 
should be, roughly, the same. 
Therefore, we could expect more or less the same power 
losses in the multilevel converter (second stage) whether we 
implement it with two-level or with three-level cells. Also the 
linear regulator stage and the quality of the transmitted signal 
are the same for both alternatives of the multilevel converter. 
C. Size and Complexity 
An important difference is in the power supply that has to 
generate the voltage cells. For the same number of voltage 
levels of the multilevel converter, a design with the three-level 
topology alternative needs less number of cells. As a result of a 
lower number of cells, less voltage sources are needed, which 
leads to a simpler electrical and physical design. These advan-
tages increase as the number of voltage levels (N) increases. 
For a higher N, more voltage sources are saved compared to 
the two-level cell solution. This implies fewer components 
and less size and losses in the first stage. As a conclusion, 
the design with three-level cells is a better design option to 
decrease the size and the complexity of the first stage of the 
envelope amplifier. These advantages increase with the number 
of voltage levels. 
D. Efficiency 
This field of comparison is the most important and the most 
complex to analyze due to the high number of parameters in-
volved. The comparison has been done independently for each 
stage but main differences are found in the design of the first 
stage: 
1) First Stage: As it is explained in Section A, for a three-
level cell design less number of input sources are needed. It 
means that for the same output power, the first stage can have a 
higher efficiency as it is processed by less inputs. 
The mean power handled by the input sources is an important 
factor because it affects highly to the efficiency and also because 
for the three-level cell design it can be negative. This would 
generate a circulating current that would decrease the efficiency. 
So the efficiency of this stage relies in the number of levels and 
in the mean power that supply each input source. 
Another difference directly related to the efficiency of the 
envelope amplifier is the power share handled by the main input 
source (always connected to the load) of the envelope amplifier. 
For both types of design of the multilevel converter, this voltage 
source handles a higher percentage of the input power. As this 
voltage source does not need isolation, it can be designed to 
be a high efficiency optimized converter (a buck converter for 
example) to increase the overall efficiency. 
Comparing both alternatives for the multilevel converter, the 
three-level cell main voltage source, of higher voltage due to 
the type of cell topology, handles more percentage of the power 
than the main voltage source of the design with two-level cells 
as it can be seen in Tables II and III, so higher efficiency can 
be expected. On the other hand, if the mean power of the input 
voltage source of a three-level cell is negative, there will be 
circulating power that it is processed two times, through the 
main voltage source and through the voltage source of the cell. 
As a conclusion, the best topology to implement the multilevel 
converter regarding this point of comparison will have to be 
chosen depending on the specifications (transmitted signal and 
output power). If the number of voltage levels is high, the three-
level cell will be are more suitable option. For a smaller number 
of levels, it will have to be analyzed the maximum voltage of 
the envelope and the power share of the cell inputs to decide 
between both design alternatives. 
2) Second Stage: The efficiency of this stage is roughly the 
same for both design alternatives, as the number of MOSFETs 
is the same and the voltages of the cells are the same or very 
similar. 
3) Third Stage: The efficiency of the third stage is the same 
for both design options. The voltage levels will be chosen to 
obtain a high efficiency and will be the same of very similar 
with both design options. Main differences between both types 
of design can be found in the second and first stage. 
E. Linearity and Bandwidth 
As it is discussed in Section VII, both prototypes have the 
same characteristics of linearity and bandwidth so it can be con-
cluded that there is not significant influence in the quality of 
the transmitted signal due to the implementation of the two or 
three-level cell multilevel converter. 
Finally, the main points of comparison follow. 
• The three-level cell topology design allows a first stage 
with less outputs, and therefore, with less components. The 
number of MOSFETs of the second stage for the same 
number of level is the same 
• As a result of the lower number of voltage sources (less 
components and volume), the electrical and physical de-
sign is simpler for a three-level cell design. 
• The power losses of the second (multilevel converter) and 
third (linear regulator) stage are very similar 
• Regarding the efficiency of the first stage, the power share 
handled by the main input source is higher for the three-
level cell multilevel converter design, but it can have recir-
culation of power if the mean power of the input voltage 
source of a cell is negative. 
• As the number of voltage levels raises, the advantages of a 
design with three-level cells increase 
As a conclusion, a simplification of the first stage can be 
achieved with the three-level cell and also an improvement in 
the efficiency of the first stage due to the power share and to 
the less components and inputs. However, under certain design 
specifications, the negative mean power of one or several inputs 
decreases the efficiency. To decide between both design alterna-
tives, an analysis of all these factors must be done taking into ac-
count the probability density function of the transmitted signal 
and the main specifications (input voltage, maximum output 
voltage, output power and bandwidth). 
VI. THE DESIGNED SYSTEM 
The implemented envelope amplifier based on the multilevel 
converter with three-level cells consists of three stages, detailed 
in Fig. 12. 
The configuration of the three stages of the prototype is: 
A. The First Stage: Single Input-Multiple Output Converter 
In order to enhance the efficiency of the first stage, the con-
stant voltage input source is produced by a synchronous buck 
converter that operates at a low switching frequency (50 kHz). 
The output filter is composed of four 68 fj,F capacitors made 
of tantalum and four ceramic capacitors of 100 nF and an in-
ductor of 90 fui. The MOSFETs that are used are SI4886DY 
First Stage: Synchronous buck converter and single-input 
single-output synchronous flyback 
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Voutflyback (bidirectional) 
fsw (buck and flyback) 
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Second Stage: Multilevel converter with one three-level 
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Fig. 12. Main implementation details of the three-stage envelope amplifier. 
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Fig. 13. Simplified schematic of the implemented linear regulator. 
(the "floating" MOSFET) and BSH103. The transistors are se-
lected regarding the estimated power losses and the maximum 
current and voltage that are specified. 
Nevertheless, in the design of the synchronous bidirectional 
flyback converter, an additional circuit has been designed to ob-
tain the control signals for the secondary high side MOSFET 
from the primary side control signal. 
B. The Second Stage: Multilevel Converter Based on 
Three-Level Cells 
The three-level voltage cells have been presented earlier. In 
order to understand how the cell should be controlled and im-
plemented let us consider a three-level cell like in Fig. 5(right) 
and the control signals shown in Table I. The control of the 
power MOSFETs can be easily implemented using standard 
PWM drivers. One of the limitations is that the driver should 
be supplied by the voltage of the proper cell. This could be a 
problem if cell's supply voltage is low. 
The second problem is that the control signals of the driver 
have to be referred to the "ground" of the voltage cell, and it is 
necessary to introduce isolation in order to apply the different 
control signals from the control ground to each cell ground. 
The MOSFETs that are used in three-level cell are IRF3707Z 
and they are selected due to their low resistance and small para-
sitic components. The MOSFET drivers are LM27222. The se-
lected drivers can be supplied with voltage levels as low as 4.5 
V. 
C. The Third Stage: Linear Regulator 
The linear regulator is used as the post regulator, and it has 
to reproduce the reference signal. The schematic circuit of the 
linear regulator is shown in Fig. 13. 
As it has been mentioned earlier, the bandwidth of the linear 
regulator is crucial for this design. Therefore, components that 
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Fig. 14. Envelope amplifier based on the multilevel converter with three-level 
cells. On the right image: detail of the PCB with the second and the third stages. 
can operate at high frequencies are used for the linear regulator's 
MOSFET and the operational amplifier. For the regulation of the 
linear regulator a wide bandwidth operational amplifier is se-
lected. LM6172 bandwidth is 100 MHz in open loop [28]. The 
tests that we have conducted show that it can be supplied with 
asymmetric voltages. This is very important, because in order 
to drive the MOSFET used as a series element it is necessary to 
change its gate-source voltage from its threshold (Vth) voltage 
to the value that is needed to conduct the maximum current of 
the envelope amplifier. The output voltage of the envelope am-
plifier changes from 0 V to 23 V, and this leads to the conclu-
sion that the voltage applied to the gate of the MOSFET used 
as a series element should be, approximately, between 26 V and 
27 V. In order to produce such a high voltage at its output, the 
positive voltage of the operational amplifier should be, at least, 
28 V. Having in mind that the difference between the positive 
and negative supply voltage of the selected operational ampli-
fier cannot be higher than 30 V, the selected supply voltages are 
28 V and - 2 V. 
Criteria for the MOSFET selection are: 
• the maximum drain-source voltage; 
• thermal limits; 
• MOSFET's input capacitance; 
• MOSFET's transconductance. 
Having in mind how the proposed system works, the max-
imum drain-source voltage of the MOSFET of this stage is equal 
to the maximum variation of the output voltage of the multilevel 
converter. The maximum current is equal to the quotient of the 
maximum voltage produced by the envelope amplifier and the 
input resistance of the supplied class E amplifier. 
In order to obtain a wide bandwidth, the MOSFET's input 
capacitance should be as low as possible. Hence, the possible 
candidates for the MOSFET have been selected from HF/VHF 
power MOS transistors. The input capacitance of these transis-
tors is in the order of hundreds of picofarads. Another advantage 
of having low input capacitance is in the control. It is controlled 
directly from the output of the operational amplifier and, there-
fore, the less input capacitance the better it is, because a high 
capacitance could lead to the current saturation of the opera-
tional amplifier's output. 
High transconductance is important because it, actually, 
represents the voltage that should be applied between the 
MOSFET's gate and source. If the MOSFET has a low 
transconductance, it means that its gate voltage should be 
much higher than it is estimated (higher than 27 V). Several 
MOSFETs from BLF series have been tested, and due to its 
good overall characteristics, BLF 177 has been selected. 
An important characteristic of the envelope amplifier, spe-
cially for signals with high PAPR, is the maximum slew rate 
that it can provide. In this prototype, the slew rate of the enve-
lope amplifier can be estimated using the data available in the 
technical documentation of the used components. It can be es-
timated from the maximum gate-current supplied by the opera-
tional amplifier LM6172 or by the maximum transconductance 
of the MOSFET BLF 177, and the most restrictive of them will 
define the maximum slew rate of the envelope amplifier In this 
case is the first factor the one that limits the slew rate of the en-
velope amplifier. Using the information about the slew rate of 
the op.amp. LM6172 it has been obtained a slew rate equal to: 
Max. S.R. = slew rate 
op. amp 
• Rload • g m / ( l + R-load ' gm) 
kV 
2 . 9 5 — 
fJ,S 
(9) 
where slew ra te o p . a m p is the theoretical maximum slew rate of 
the op. amplifier given in the datasheet, Rioad is the load of the 
envelope amplifier (10 Í2) and g m is the operational amplifier 
transconductance (6S). Equation (9) has been obtained by mod-
eling the operational amplifier stage and calculating the output 
voltage as a function of the above referred parameters and the 
V g a t e of the RF MOSFET. 
However, the obtained value for the maximum slew rate con-
siders a small signal parameter (gm) while the envelope signal 
has a large signal behavior. In order to provide a more accurate 
value, the data of the datasheet of the LM6172 amplifier and 
of the BLF177 transistor have been analyzed, and combining 
the maximum slew rate of the LM6172 (in a large signal test 
driving a capacitor similar to the input capacitor of the BLF 177) 
with the BLF 177 transconductance (Fig. 5 of the datasheet) 
the maximum slew rate is 800 V//is. This value is considered 
high enough to cope with the specifications of a high-bandwidth 
communication signal. 
VII. EXPERIMENTAL RESULTS 
The prototype for the validation of the theoretical results pre-
sented in this paper can be seen in Fig. 14. In Fig. 14(a) it can 
be seen three PCBs. In the right side it can be seen the bidirec-
tional flyback. The buck converter is in the middle, and on the 
left side (green PCB) there are the multilevel and the linear reg-
ulator stages. In Fig. 14(b) it is shown a detail of the PCB with 
the second and third stages. 
The prototype has been designed with independent modules 
except the critical stages (second and third), that deal with high 
frequency and high currents, which have been constructed on 
the same PCB to reduce the perturbations caused by the non-
idealities of the layout. 
In Fig. 14(a) it can be seen the reduced size of the magnetic 
components of the first stage compared with the solution pre-
sented in [23] for a two-level cells design for the same speci-
fications, as a result of the first stage optimization presented in 
this work. 
Fig. 15. Response of the multilevel converter (label 1) and envelope ampli-
fier(label 2) when sine waves of 500 kHz(left; 400 ns/div) and 2 MHz (right; 
200 ns/div) are used as the reference signal (5 V/div for all waveforms). 
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Fig. 16. Output voltage of the envelope amplifier (label 3), positive output cur-
rent of the employed buck converter (label 2) and negative output current of the 
flyback converter that supplies the three-level voltage cell (label 1, the same DC 
value as label 2 but measured after the filter). 
Fig. 15 shows the experimental waveforms of the response of 
the multilevel converter and the envelope amplifier when sine 
waves of 500 kHz and 2 MHz are used as the reference signal. 
The maximum output peak power for the test is 50 W for 23 V 
of maximum output voltage. 
It has been explained earlier that the voltage source of the 
three-level cell has to be bidirectional. The need for the bidirec-
tional source can be seen in Fig. 16. In the point of operation 
shown in the oscilloscope, the output voltage of the envelope 
amplifier is lower than 12V and the buck converter has to supply 
current and flyback converter to sink it. It can be seen that the 
measured output currents of these two converters are equal (800 
mA), but with different direction. 
Firstly, the efficiency measurements of the first stage, which 
consists of the employed buck and the bidirectional flyback con-
verter, are presented. Fig. 17 shows the measured efficiency of 
the buck converter and it can be seen that it is higher than 95% 
in very wide range of output power. 
The measured efficiency of the bidirectional flyback con-
verter that supplies three-level voltage cell is shown in Fig. 18. 
As it is expected, the efficiency of the flyback converter is lower 
than the efficiency of the buck converter and its maximum value 
is around 90%. 
Comparing both efficiencies it can be seen the importance in 
the overall system efficiency of the percentage of power that 
each voltage source handles. 
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Fig. 17. Measured efficiency of the buck converter that is used in the first stage 
of the prototype with three-level cells. 
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Fig. 18. Measured efficiency of the bidirectional flyback converter that is used 
in the first stage of the prototype with three-level cells. 
TABLE IV 
COMPARISON OF THE MEASURED EFFICIENCY OF THE THREE-LEVEL CELL 
ENVELOPE AMPLIFIER WITH OTHER DESIGN ALTERNATIVES FOR A 2 MHz 
SINE WAVE 
Vsin(V) 
0-9 
5-14 
0-22.5 
Three Level Cell 
[this work] 
46.7% 
52.7% 
63.2% 
Two Level Cell [23] 
42.8% 
56.0% 
69.3% 
Ideal Regulator 
supplied with 23V 
29.3% 
45.9% 
73.4% 
The efficiency of the envelope amplifier is measured for 
sine waves of different amplitudes on the three-level prototype 
and compared to the measurements of the prototype based on 
two-level cells [23] and also to the theoretical efficiency of 
an ideal linear regulator supplied with 23 V. The load of the 
envelope amplifier is a 10 Ohm resistor. The results are shown 
in Table IV. In Table V are shown the measured power losses 
of the three-level cell prototype obtained in this work in the 
same operating conditions than the results of Table IV. As in a 
two-level cell design, the efficiency of the implemented enve-
lope amplifier depends on the average value of the reproduced 
sine wave, its frequency and amplitude. 
The efficiency of the implemented envelope amplifier is sig-
nificantly higher (up to 18%) than the efficiency of an ideal 
linear regulator supplied by a constant voltage when sine wave 
envelopes that have low average value are transmitted (sine 
wave from 0 V to 9 V, output power is around 3 W). This leads to 
TABLE V 
MEASURED POWER LOSSES OF THE THREE-LEVEL CELL PROTOTYPE FOR 
DIFFERENT SPNE WAVES OF 2 MHz [THIS WORK] 
Vsin(V) 
0-9 
5-14 
0-22.5 
Measured input 
power [W] 
6.0 
17.3 
27.2 
Measured 
output power 
[WJ 
2.8 
9.1 
17.2 
Measured total 
power losses [W] 
3.2 
8.2 
10.0 
TABLE VI 
MEASURED POWER LOSSES OF THE TWO AND THREE-LEVEL CELL PROTOTYPE 
FOR DIFFERENT SINE WAVES OF 500 KHZ AND 2 MHz 
Vsin 
(V) 
0-9 
5-14 
0-22.5 
0-9 
5-14 
0-22.5 
Frequency 
of the sine 
wave 
(MHz) 
0.5 
0.5 
0.5 
2 
2 
2 
Measured 
efficiency of 
the three-
level cell 
prototype 
[this work] 
45.9% 
58.6% 
71.3% 
46.7% 
52.7% 
63.2% 
Measured 
efficiency 
of the two-
level cell 
prototype 
[23] 
42.3% 
58.7% 
70.6% 
42.8% 
56.0% 
69.3% 
Theoretical 
efficiency of an 
ideal linear 
regulator supplied 
by the multilevel 
converter 
56.3% 
72.2% 
86.4% 
56.3% 
72.2% 
86.4% 
50% lower power losses (power savings of 3.2 W) and demon-
strates great benefit of this solution when the signals with high 
PAPR are transmitted. 
There are two major reasons for the significant difference be-
tween the measured efficiency of the envelope amplifier and the 
efficiency of an ideal linear regulator supplied by a multilevel 
converter (for a 2 MHz sine wave the efficiencies in the latter, 
shown in Table VI, are 56.3%, 72.2% and 86.4% for the three 
types of sine waves measured from the smaller to the bigger 
one). The first reason is the efficiency of the buck converter, 
flyback converter and the multilevel converter that are used to 
produce the desired voltage levels. For the estimation it is as-
sumed that the efficiency of the first and the second stage is 
ideal, without losses. The second reason for the difference is 
that when the efficiency of the linear regulator is calculated it is 
assumed that the voltage levels are switched ideally with infinite 
speed and that the series element can have the minimum voltage 
drop of zero volts. Unfortunately, the voltage levels have to 
be triggered sufficiently before the theoretical value, in order 
to guarantee that there will not be any distortion at the output, 
and the minimum voltage drop at the series element is approxi-
mately 1 V. Due to all these reasons there is a significant differ-
ence between the estimated and measured efficiency. 
For the sine waves of small and medium average values the 
prototype based on three-level voltage cells has slightly higher 
efficiency than the prototype that employs two-level cells and it 
is mainly due to the higher efficiency of the first stage, which has 
been improved applying the conclusions obtained on the studies 
of the energy handled by the input voltage sources. 
Due to the higher parasitic inductances of the PCB, the effi-
ciency of the three-level cell based prototype (less optimized) is 
lower when it is necessary to use all voltage levels (0 V-22.5 V) 
and these differences gain on importance if high frequency sig-
nals have to be reproduced. For three and two-level cell proto-
types the efficiency drops from 71.3% and 70.6% to 63.2% and 
69.3% respectively when the frequency of the signal changes 
from 500 kHz to 2 MHz, as shown in Tables IV and VI. 
On both prototypes, for sine waves that need two or three 
voltage levels active, the power losses change depending on the 
frequency ofthe signal. This is due to the switching losses ofthe 
MOSFETs that are used in three-level cell. When the reproduced 
sine wave is below 12 V there are not switching losses, because 
there is only one active voltage level, so the efficiency does not 
decrease at higher frequencies. 
The efficiency ofthe prototype with three-level cells is better 
than the efficiency of an ideal linear regulator even when it is 
necessary to use two voltage levels. Unfortunately, when the 
envelope has an excursion from its minimum to its maximum 
(not the common situation as the transmitted signals have high 
PAPR), the efficiency of the prototype is lower than in the case 
of an ideal linear regulator. It can be seen in Table VI that it falls 
for 71,3% to 63,2% due to change of sine wave from 500 kHz to 
2 MHz. Like in the case ofthe prototype that employs two-level 
voltage cells, the reason for that are high switching losses. 
The efficiency results shown in this work correspond to the 
envelope amplifier. The overall power amplifier efficiency re-
sults are 35% and 41% for 43.8 dBm and 24.3 dBm of output 
power respectively for different sine waves as shown in [29] and 
43% for a 64QAM modulation [30] and 13 W of output power, 
using a 125 MHz carrier on both cases. 
In [31] it is shown that the bandwidth ofthe envelope am-
plifier is very important to achieve high linearity ofthe Kahn's 
transmitter. To obtain high linearity, the bandwidth of the en-
velope amplifier should be, at least, twice the bandwidth of the 
reference signal. In order to determine the bandwidth ofthe en-
velope amplifier two tests have been conducted. The first one is 
to apply a sine wave ofthe maximum amplitude as the envelope 
reference and to measure the response ofthe envelope amplifier. 
In this way, it has been shown that the bandwidth of the im-
plemented envelope amplifier is, at least, equal to the bandwidth 
of the signal that will be used as the reference. When the fre-
quency ofthe reference sine wave ofthe maximum amplitude is 
increased over 2 MHz, the multilevel converter cannot respond 
so rapidly, and the output of the envelope amplifier is distorted. 
However, this does not mean that the implemented envelope 
amplifier cannot reproduce higher harmonics. The higher har-
monics that are very important for high linearity of Kahn's trans-
mitter usually are of much smaller amplitudes than the max-
imum amplitude that can be reproduced by the envelope ampli-
fier. As long as the average switching frequency of employed 
MOSFETs does not exceed the bandwidth ofthe envelope signal 
(2 MHz in our case), the envelope amplifier reproduces the en-
velope reference correctly. For example, if the reference signal 
is a rectified sine wave of frequency / , its spectrum is infinite 
and consists of tones that are placed at frequencies 2/ , 4/ , 6 / . . . 
A rectified 500 kHz sine wave of the maximum amplitude is 
used as the reference and the response ofthe envelope amplifier 
is measured. 
Fig. 19 shows the spectrum ofthe reference and ofthe output 
signal. It can be seen that up to 5 MHz all the spectral compo-
nents are reproduced correctly. 
Having in mind the theoretical analysis in [31] and the mea-
surements presented in this chapter, it can be concluded that 
3 4 
Frequency [MHz] 
Fig. 19. Spectrum ofthe reference and output signal when a rectified 500 kHz 
sine wave is used as the reference. All the values are scaled to the dc value of 
the signal. 
Kahn's transmitter that uses this envelope amplifier can achieve 
a linearity of 30 dB for the RF signals with a bandwidth of 5 
MHz. 
The high linearity ofthe envelope amplifier is needed to avoid 
additional spectral components in the spectrum of the applied 
output signal. In order to measure the linearity of an amplifier 
it is necessary to use a two-tone signal as a reference and to 
analyze the spectrum of the output [32]. If the two tones have 
frequencies of f 1 and f2, the linearity is measured in dBs and it 
is represented as follows: 
V(fi) Linearity = 20 log ( ih) \ \V(2fi-h)J (10) 
where V(fi) and V(2fi — Í2) are spectral components of the 
output signal at fi and 2fi — í-¿ respectively. 
The results of the linearity measurements can be seen in 
Fig. 20. The frequency sweep has been done from 10 kHz to 2 
MHz with constant distance of 50 kHz between the two tones. 
The response of the envelope amplifier has been measured in 
an oscilloscope and the measured data are later processed in 
MATLAB. The obtained attenuation of the third order inter-
modulation products is around 50 dB, which is in the range of 
interest. 
VIII. CONCLUSION 
In this paper, a multilevel converter, based on a three-level 
cell, is analyzed and compared with an existing solution, the 
two-level cell topology. Several advantages of the three-level 
cell design are presented, analyzed and experimentally tested. 
Both solutions have a 2 MHz bandwidth and provide up to 50 
W of instantaneous power. 
A comparison between both possibilities for the multilevel 
converter from the point of view of the simplicity of the design, 
the number of inputs and efficiency is carried out. It has been 
demonstrated that in the case of the solution with three-level 
cells the first stage ofthe envelope amplifier can be smaller (due 
to less number of voltage sources that supply the multilevel con-
verter), but the first stage has to be bidirectional. The second 
stage for both design alternatives have roughly the same power 
-O 40 
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Fig. 20. Attenuation of the intermodulation products when two tone signals are 
used as the reference for the envelope amplifier (the distance between the two 
tones, 50 kHz, is maintained constant during the test). 
losses, but with a three-level cell design the reference can be fol-
lowed more accurately. On the other side, three-level cells are 
bigger than two-level cells, being the number of MOSFETs the 
same for both design alternatives. 
As the number of voltage levels increase, the solution with 
three-level cells has more advantages over the two-level cell 
design due to the less voltage sources. This implies less volume 
and size and therefore, less complexity of the solution to achieve 
the same number of voltage levels. 
For an envelope with small and medium average values the 
prototype based on three-level voltage cells has slightly higher 
efficiency than the prototype that employs two-level voltage 
cells and it is mainly due to the higher efficiency of the first 
stage. 
Analyzing the energy handled by the first stage inputs of each 
multilevel configuration (two or three-level topology), it has 
been shown that a multilevel designed with three-level cells can 
achieve a higher efficiency on the first stage. On the other hand, 
this advantage in the first stage efficiency can be lost if any of 
the input sources has negative mean power because of the recir-
culation of current. 
The efficiency of both envelope amplifiers has been measured 
for different sine waves. When the sine waves have low and 
medium average value, which is the most common situation, 
both solutions are significantly better than a linear regulator sup-
plied by constant voltage. In the case that the envelope signal is 
a sine wave ranging from 0 V to 9 V (output power is around 
3 W), the hybrid solution presented in this paper has up to 50% 
lower power losses than the classical linear regulator, while in 
the case of sine wave between 5 V and 14 V the power losses 
are lower by 39%. 
The linearity of the prototype is measured as well and the 
attenuation of the intermodulation products is around 50 dB for 
the frequency range of interest, and ensures the quality of the 
transmitted signal. 
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